Hall sensors, which obviates the need for low-pass filtering to suppress the ripple caused by up-modulated sensor offset. A continuous-time ripple-free output is achieved by the use of three ripple reduction loops (RRLs), which continuously sense the offset ripple and then use this information to drive a feedback loop that cancels sensor offset before amplification. Since no low-pass filter is involved, the bandwidth of the resulting system can be much higher than the spinning frequency. Moreover, since the front-end no longer has to process sensor offset, the requirements on its dynamic range can be significantly relaxed. A prototype system consisting of a Hall sensor readout system realized in a 0.18um CMOS process was combined with three off-chip RRLs realized with off-chip electronics. At a spinning frequency of 1kHz, the RRLs reduce the offset ripple by more than 40 dB to about 10 μT, while also achieving low offset (25 μT) and wide bandwidth (over 100 kHz).
sensor to measure the magnetic field produced by the current flowing through a conductor. This approach avoids the need to insert a component in the current path and can be much more power efficient. However, the minimum detectable current will then be limited by the magnetic sensor's offset and noise in combination with practical constraints on the distance between the sensor and the conductor. In [2] , an offset of a few micro-Tesla resulted in a minimum detectable current of few Amperes, while in [3] an offset of 10 μT resulted in a minimum detectable current of 30 mA. A further limitation is the sensor's bandwidth, which must extend to a few MHz [4] [5] in order to detect, for instance, the rapid transients produced by switched-mode power supplies.
Wide bandwidth is also required for short-circuit detection [6] [7] , where safety considerations may require response time in the order of a few microseconds [8] .
Currently, state-of-the-art magnetic sensors implemented in CMOS technology either achieve low offset [9] [10] [3] , or wide bandwidth [11] , but not both.
Hall sensors are fully compatible with CMOS processing, and so are widely used as integrated magnetic sensors. They are typically realized as an n-well plate with four contacts, which can be modeled as a Wheatstone bridge, as shown in Fig. 1 . Due to the Hall Effect, a magnetic field will induce a voltage difference between two opposing contacts when a bias current flows between the other two contacts. This Hall voltage V Hall is proportional to the bias current and to the magnetic field component perpendicular to the plate. Depending on the doping profile and the thickness of the n-well, the sensor's sensitivity will vary between 100 and 400 V/AT [12] [13] [14] [15] . In other parallel, as shown in Fig. 3 [22] . However, the inevitable mismatch between the two Hall sensors will lead to extra residual offset.
Since V Hall is quite small, it is typically boosted by a low-offset amplifier prior to further signal processing. The requirements on the offset of this amplifier can be relaxed by employing a modified spinning-current technique such that the offset is kept at DC while V Hall is modulated to the spinning frequency [10] [23] . As shown in Fig. 4 , V Hall can then be recovered by a demodulator at the output of the amplifier, which simultaneously up-modulates the offset of the Hall sensor and the amplifier to f spin .
Due to the anisotropy of the n-well's resistivity, however, the resistance of the various branches of the Wheatstone bridge model also depends on the direction of the bias current [24] . As a result, the 2-phase spinning-current scheme shown in Fig. 2 will still exhibit significant residual offset. This can be reduced by employing all 4 possible bias current directions in a 4-phase spinning-current scheme. With this approach, offsets of a few tens of micro-Tesla can be achieved at spinning frequencies up to a few kHz [10] [3] . It should be noted that the use of 4 phases means that the offset will now be modulated to 2f spin instead of to f spin . By connecting four, orthogonally biased, octagonal n-well plates in parallel and employing an 8-phase spinning scheme, offsets below 4µT (3σ) can be achieved [9] .
The averaging inherent to the spinning current technique means that signal components at multiples of f spin will be cancelled. By exploiting this property, a This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication.
The final version of record is available at http://dx.doi.org/10.1109/JSSC.2014.2319252 sensitivity calibration scheme was realized in which a spinning-current Hall sensor was transparently excited by a reference magnetic field at f spin that was generated on-chip. The corresponding Hall voltage was then detected by an extra demodulator and used to trim the sensor's bias current, resulting in a sensitivity drift of less than 50 ppm/ºC [25] .
The up-modulated offset produced by the conventional spinning-current technique causes ripple, which is usually suppressed by a low-pass filter. However, this filter will also limit the signal bandwidth. This is because f spin is typically rather low (a few kHz), in order to allow the sensor to settle sufficiently after each change in bias current direction. As a result the associated filter time constants are rather large and so the resulting analog filters will occupy considerable area. Since increasing the spinning frequency leads to greater residual offset [11] , the use of analog filters results in a tradeoff between filter area and offset. Another alternative is to digitize the sensor's output and then implement the low-pass filter in the digital domain. This approach is particularly effective when a sigma-delta ADC is used, since the notches of its decimation filter can be re-used for ripple suppression [26] . However, the bandwidth of the resulting digital LPF will then be less than 1/2f spin . For all these reasons, the bandwidth of low-offset CMOS Hall sensors is typically limited to less than 100 kHz [11] , even though the sensor's intrinsic bandwidth can be as high as a few GHz [27].
To overcome this bandwidth limitation, this paper presents a technique that This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. continuously cancels the offset ripple due to the spinning-current technique, thus eliminating the need for any low-pass filtering and preserving the sensor's intrinsic bandwidth. With the proposed technique, a continuous-time bandwidth greater than 100 kHz has been demonstrated together with less than 25 μT offset.
The rest of the paper is organized as follows. Section II introduces the basic principle of the ripple reduction loop (RRL). Section III describes the proposed ripple-reduction technique, whose circuit implementation is then discussed in Section IV.
Measurement results are presented in Section V, and the paper ends with conclusions and outlook.
II. Ripple reduction loop
The offset of an amplifier can be mitigated by using the chopping technique to modulate it up to a certain chopping frequency f chop . As with the spinning-current technique, the up-modulated offset gives rise to ripple, and hence to a similar ripple reduction problem. In the case of chopper amplifiers, the use of a bandwidth-limiting low-pass filter can be avoided by employing a so-called ripple reduction loop (RRL)
[28] [29] . As shown in Fig. 5 , this senses the amplitude of the ripple at the output of the amplifier, and continuously feeds this back via an integrating path so as to cancel the amplifier's offset. The action of the RRL effectively creates a narrow notch at the chopping frequency in the amplifier's frequency response, without affecting the amplifier's high frequency response. And the notch can be circumvented by freezing This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. the loop once it reaches steady-state [30] .
As shown in Fig. 6 , a similar approach can be applied to a spinning-current Hall sensor. A ripple detector appropriately combines the amplifier's outputs V1-4 during the 4 spinning phases ( Fig. 6 ) to determine the ripple amplitude, which is proportional to the sensor's instantaneous offset V offset , and then feeds this back via an integrating path. Apart from the bandwidth benefit, the dynamic range requirement on the amplifier is much relaxed because the offset is cancelled before amplification.
Although this approach is quite effective in the case of 2-phase spinning [31], it is less effective in the case of 4-phase spinning. This is because the magnitude of the sensor's offset changes during the various spinning phases, leading to some residual ripple at f spin [8] . However, the use of a single RRL will still substantially reduce the sensor's offset and thus facilitates the use of a high gain front-end, as in [25] .
III. Triple RRLs for 4-phase spinning current Hall sensor
In order to completely suppress the ripple of a 4-phase spinning-current Hall sensor, a more complex ripple-reduction algorithm is required. Fig. 7 depicts the outputs of a 4-phase spinning-current Hall sensor in a spinning cycle, where the offset ripple amplitude is not consistent as we discussed. If the outputs of a 4-phase spinning-current Hall sensor are denoted as V1-4, then the Hall voltage V Hall can be expressed as the average of these four voltages:
The Hall sensor's instantaneous offset can then be defined as the difference between V Hall and each of the outputs V1-4. A first offset Vos1 can be determined from V1 and V2,
which can be used by a first RRL to cancel the ripple during the 1 st and 2 nd spinning phases. As shown in Fig. 7 , this results in the new output voltages V1' and V2':
In a similar manner a second RRL can be employed to extract a second offset from V3 and V4
which can be used to cancel the ripple during the 3 rd and 4 th spinning phases. As shown in Fig. 7 , this results in the new output voltages V3' and V4':
Thus two RRLs can be used in a ping-pong fashion to extract the orthogonal offsets VOS1 and VOS2, which can then be used to cancel the offset ripple associated with the 1 st and 2 nd spinning phases, and with the 3 rd and 4 th spinning phases, respectively.
This means that the two RRLs act to cancel offset ripple at 2f spin . However, as shown in Fig. 7 , V1'=V2' and V3'=V4' are not necessarily equal in a 4-phase spinning current
Hall sensor, resulting in residual offset ripple at f spin .
To remove this residual ripple, a third RRL can be used to extract a third offset from the voltages V1', V2', V3' and V4'
with which the residual ripple can be removed, leaving only V Hall which can be expressed by:
' 4
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The following observations can be made from this set of equations: 1) equations (7) -(10) are consistent with equation (1); 2) all 4 phases' output can be decomposed into linear combinations of the Hall signal V Hall and three offset voltages VOS1, VOS2 and VOS3; 3) the three offsets are independent, and so the three RRLs can be operated simultaneously.
The Hall sensor's various offset is also clear through equation (7) - (10), namely VOS1+VOS3, VOS1-VOS3, VOS2-VOS3 and VOS2+VOS3 in spinning phase 1-4, respectively.
IV. System implementation
To demonstrate the effectiveness of the triple RRLs scheme, the system shown in Fig.   8 was built. It consists of a prototype chip on which a 4-phase spinning current Hall sensor and an instrumentation amplifier were implemented, and three RRLs, which were implemented with off-chip electronics for flexibility.
A. Capacitively-coupled chopper instrumentation amplifier (CCIA)
Since the instrumentation amplifier is directly connected to the Hall sensor, its noise This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. should be low enough to ensure that the system's noise performance is dominated by the Hall sensor (whose resistance is about 1 kΩ). It should also be power efficient, to minimize errors due to the local magnetic field generated by its supply current. Finally, to allow optimization of the Hall sensor's bias current, its input common-voltage range should extend from ground to about half the supply voltage.
In order to satisfy all these requirements, a capacitively-coupled chopper instrumentation amplifier (CCIA) was chosen ( Fig. 8 ) [28] . The amplifier's gain is given by Cin/Cf. The input capacitors Cin block the Hall sensor's common-mode voltage, allowing its bias current to be flexibly set. Furthermore, in the case when the modified spinning-current technique is used, the capacitors also block most of the Hall sensor's offset, while passing the up-modulated V Hall at 2f spin . The latter is a square-wave, which periodically charges and discharges Cin, which thus behaves like an impedance Zin given by:
To avoid loading the Hall sensor, Cin should be small. However, the noise contribution of the opamp can be expressed as:
where Cg is its input capacitance and Vnopamp is its noise voltage. Achieving low noise requires a large gm, which in turn requires large input transistors with a large Cg. As a result, Cin must be made large enough to minimize the effect of Vnopamp on the overall noise performance. In this design, Cin = 48 pF, which results in an input impedance of This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. sensor's output signal. To minimize their effect, an on-chip clock generator implements the signals out1-4 in a non-overlapping fashion (Fig. 11) , such that the CCIA is briefly disconnected from the Hall sensor while the bias currents are allowed to settle.
C. RRL implementation
To compare different ripple-reduction algorithms, the three RRLs were implemented off-chip hardware as shown in Fig. 12a . The voltages V1-4 output by the CCIA during the 4 spinning phases is sampled and digitized by a 16-bit ADC. The digital results are then stored and processed in a CPLD to extract the three residual offsets (VOS1, VOS2 and VOS3). These signals are then integrated by two 17-bit (VOS12) and one 18-bit (VOS3) accumulators whose 16 MSBs are then combined and applied to a 16-bit DAC to generate the appropriate compensation signal VDAC for each spinning phase.
As the ADC under-samples the CCIA's wide-band noise, the computed offsets will be rather noisy. This problem can be mitigated by increasing the length of the accumulators at the expense of a longer start-up time. However, this approach leads to an exponential increase in the number of logic gates required to implement the accumulator's adder.
A simpler solution is to replace the accumulator with a comparator and up/down counter [30] , as shown in Fig. 12b . The comparators determine only the polarities of This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. the residual offsets of VOS1-3, and then appropriately increment or decrement the counters. The compensation signal can only change by 1 LSB in one spinning cycle, and so, at steady state, the amplitude of the residual ripple is limited to 1 LSB, which corresponds to a magnetic field of 7.6μT.
It is worthwhile to mention that the triple RRLs could be realized more elegantly with compact analog circuitry, as in chopper amplifiers like [28] .
V. Experimental results
The spinning-current Hall sensor and the CCIA were implemented in a 0.18-μm 5-V supply CMOS process. The chip photo is shown in Fig. 13 . To minimize residual offset, 4 orthogonally parallel-connected Hall sensors were used. Each Hall plate consists of a p+ pinched n-well, as shown in Fig. 14. The p+ layer reduces the thickness of the Hall sensor somewhat, thus increasing its Hall sensitivity [19] .
Moreover, the sensor's 1/f noise will be reduced since the depletion layer formed by the reverse-biased p+/n-well junction effectively isolates the sensor from the crystal defects present at the Si/SiO2 interface [32] . Furthermore, the p+ layer will keep the Hall sensor away from the shallow trench isolation (STI) oxide, which reduces the stress gradient created by STI. of the sensor and amplifier corresponds to a thermal noise floor of 0.28 μT/√Hz. Fig. 15 depicts sensor's residual offset versus spinning frequency without any RRL. It can be seen that the sensor's residual offset increases dramatically when the spinning frequency exceeds f spin > 10 kHz. This is in line with other work as [11] , and is probably caused by incomplete thermal settling of the Hall plates at high spinning frequencies, charge injection related in the CCIA and its finite linearity. To minimize the residual offset, the measurements described in the following sections were made with f spin fixed at 1 kHz.
A. Residual ripple Fig. 16 shows the FFT of the CCIA's output with zero magnetic input when a single RRL (Fig. 6) is used. It can be seen that although this approach effectively suppresses the offset ripple at 2f spin , there is still some residual square-wave ripple, which gives rise to spectral components at f spin and its odd-order harmonics. Fig. 17 shows the FFT of the CCIA's output with zero magnetic input and the accumulator-based triple-RRL scheme shown in Fig. 12a . It can be seen that this reduces the residual ripple at f spin by further 40 dB. With this scheme, steady state can be achieved in 2 spinning cycles, i.e. 2ms when f spin =1 kHz. However, the noise-aliasing associated with the ADC introduces extra noise around f spin and 2f spin . This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. The noise-aliasing problem is solved by the comparator-counter-based triple RRLs at the expense of settling time. With f spin =1 kHz, the system takes 6 seconds to settle. As can be seen from the resulting FFT plot (Fig. 18) , the noise floor now becomes quite flat. Meanwhile, the residual ripple at f spin and 2f spin is now less than 10 μT, which is commensurate with the sensor's noise into a bandwidth of 1.2 kHz. The system's start-up time can be decreased by initially incrementing the counter in multi-LSB steps and then reducing the step size to 1 LSB once steady-state has been reached.
B. Bandwidth measurement Fig. 19 shows the setup for the bandwidth measurement, where a voltage-to-current amplifier generates an AC current in a PCB trace under the test chip, thus generating an AC magnetic field with a known frequency. The comparator-counter-based RRLs were used and the CCIA output was measured by a HP3562A spectrum analyzer.
The Bode plot corresponding to a CCIA gain of 800 is shown in Fig. 20 . The Hall sensor system exhibits a 12.5 kHz -3dB-bandwidth, which is determined by the CCIA.
The RRLs also detect and then cancel any signal at f sipn and 2f spin , resulting in two narrow notches in the sensor's frequency response. Reducing the CCIA's gain to 50 extends the system bandwidth above 100 kHz (the upper limit of the spectrum analyzer), as shown in Fig. 21 .
Tab. 1 summarized the performance of the test chip and compares it to that of other This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. [3] , an order of magnitude improvement in bandwidth was achieved, together with similar offset.
VI. Conclusion
A new readout technique for spinning-current Hall sensor is proposed. It involves the use of three ripple-reduction loops to suppress the up-modulated offset ripple at f spin and 2f spin . A test chip with spinning-current Hall sensors and an on-chip capacitively-coupled chopper instrumentation amplifier was realized in a 0.18-μm CMOS process. This was combined with off-chip hardware to realize the triple RRLs, which were then able to reduce the offset to less than 25 uT, while also reducing the AC ripple by more than 40 dB, to about 10 uT. The triple RRLs scheme eliminates the need for any further low-pass filtering, thus preserving the system's full bandwidth, which was greater than 100 kHz. This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. The final version of record is available at http://dx.doi.org/10.1109/JSSC.2014.2319252 Fig. 19 Test setup for bandwidth measurement Fig. 20 Bandwidth measurement with on-chip gain of 800 This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. 
